design the circuit in fig. p9.6 to obtain a de voltage of 0 v at each of the drains of and q2 when = vg2 = 0 v. operate all transistors at vov = 0.15